Provides a test procedure for determining the ability of semiconductor devices and components and/or board assemblies to withstand mechanical stresses induced by alternating high and low temperature extremes. Permanent changes in electrical and/or physical characteristics can result from these mechanical stresses. Applies to single, dual and triple chamber temperature cycling and covers component and solder interconnection testing.
More Standards PDF
IEC 63403-1 Ed. 1.0 b:2024
$47.00 $95.00
IEC 60317-47 Ed. 2.1 En:2024
$51.00 $103.00
IEC 60691 Ed. 5.1 en:2024
$312.00 $625.00
IEC 62889 Ed. 2.0 b:2024
$139.00 $278.00









