Provides a test procedure for determining the ability of semiconductor devices and components and/or board assemblies to withstand mechanical stresses induced by alternating high and low temperature extremes. Permanent changes in electrical and/or physical characteristics can result from these mechanical stresses. Applies to single, dual and triple chamber temperature cycling and covers component and solder interconnection testing.
More Standards PDF
IEC 62047-6 Ed. 1.0 b:2009
$47.00 $95.00
IEEE 1783-2009
$55.00 $110.00
IEC 61111 Ed. 2.0 b:2009
$139.00 $278.00
IEC 61753-086-2 Ed. 1.0 b:2009
$47.00 $95.00









