Provides a test procedure for determining the ability of semiconductor devices and components and/or board assemblies to withstand mechanical stresses induced by alternating high and low temperature extremes. Permanent changes in electrical and/or physical characteristics can result from these mechanical stresses. Applies to single, dual and triple chamber temperature cycling and covers component and solder interconnection testing.
More Standards PDF
IEC 60079-11 Ed. 6.0 b:2011
$215.00 $430.00
IEC /IEEE 62582-1 Ed. 1.0 b:2011
$44.00 $89.00
IEEE C62.62-2010
$79.00 $159.00
IEEE 1647-2011
$228.00 $457.00









