Specifies a standard for use of very high-speed integrated circuit hardware description language (VHDL) to model synthesizable register-transfer level digital logic. A standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs are identified that should be ignored or flagged as errors.
More Standards PDF
IEC 60601-2-76 Ed. 1.1 b:2023
$158.00 $316.00
IEC 61980-2 Ed. 1.0 b:2023
$227.00 $455.00
IEC 61439-4 Ed. 2.0 b:2023
$117.00 $234.00
IEC 61158-5-26 Ed. 2.0 b:2023
$227.00 $455.00









