Defines a mechanism for the test of core designs within a system on chip (SoC).This mechanism constitutes a hardware architecture and leverages the core test language (CTL)to faciliate communication between core designers and core integrators.
More Standards PDF
IEC 61850-7-1 Ed. 1.0 en:2003
$150.00 $301.00
IEC 60893-1 Ed. 2.0 b:2004
$25.00 $51.00
IEC 60332-2-1 Ed. 1.0 b:2004
$25.00 $51.00
IEEE 1363a-2004
$55.00 $110.00