IEC 61691-6:2009(E) Defines IEC 61691-6/IEEE Std 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDLAMS, is built on the IEC 61691-1-1/IEEE 1076 (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models.
IEC 61691-6 Ed. 1.0 en:2009 History
IEC 61691-6 Ed. 2.0 en:2021
$256.00 $512.00
IEC 61691-6 Ed. 1.0 en:2009
$221.00 $443.00
More Standards PDF
IEC 60099-5 Ed. 3.0 b:2018
$256.00 $512.00
IEC 62961 Ed. 1.0 b:2018
$95.00 $190.00
IEC 61249-2-46 Ed. 1.0 b:2018
$95.00 $190.00
IEC 60191-4 Amd.1 Ed. 3.0 b:2018
$47.00 $95.00