Specifies extensions for a higher level of abstraction for modeling and verification with the Verilog hardware description language (HDL). This standard includes design specification methods, embedded assertions language, testbench language including coverage and assertions application programming interface (API), and a direct programming interface (DPI)>
IEC 62530 Ed. 1.0 en:2007 History
IEC 62530 Ed. 3.0 en:2021
$256.00 $512.00
IEC 62530 Ed. 2.0 en:2011
$221.00 $443.00
IEC 62530 Ed. 1.0 en:2007
$173.00 $347.00
More Standards PDF
IEC 60086-2 Ed. 14.0 en:2021
$183.00 $367.00
IEC 61534-21 Ed. 2.1 b:2021
$41.00 $82.00
IEC 60068-2-11 Ed. 4.0 b:2021
$72.00 $145.00
IEC 61757-2-1 Ed. 1.0 b:2021
$139.00 $278.00