SAE J1752/3_201709 defines a method for measuring the electromagnetic radiation from an integrated circuit (IC). The IC being evaluated is mounted on an IC test printed circuit board (PCB) that is clamped to a mating port (referred to as a wall port) cut in the top or bottom of a TEM or wideband TEM (GTEM) cell. The test board is not in the cell as in the conventional usage but becomes a part of the cell wall.
SAE J1752/3_201709 History
More Standards PDF
SAE AS1365A
$20.00 $41.00
SAE AS568D
$46.00 $92.00
SAE AS23003A
$24.00 $49.00
SAE AS103B
$30.00 $61.00








